Renesas Electronics /R7FA6M1AD /SYSTEM /LVD2SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LVD2SR

7 43 0 0 00 0 0 0 0 0 0 0 0 (0)DET 0 (0)MON

DET=0, MON=0

Description

Voltage Monitor 2 Circuit Status Register

Fields

DET

Voltage Monitor %s Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0.

0 (0): Not detected

1 (1): Vdet1 passage detection

MON

Voltage Monitor %s Signal Monitor Flag

0 (0): VCC < Vdet

1 (1): VCC >= Vdet or MON bit is disabled

Links

()